Menu 11

Vijay Nath

Contact Us

Email - vijaynath@bitmesra.ac.in
Phone - 9973886214

External Examiners

  1. I was appointed as external examiner for a subject of “Digital Logic Design”  of BE forth semester, Lab-Exam, in MMM Engineering College Gorakhpur under U.P. Technical University on 31-May-2007.
  2. I was appointed as external examiner for a “Final Project viva-voce of Diploma in Electronics Engineering” in University Polytechnic, Birla Institute of Technology, Mesra, Ranchi, 15-May-2008.
  3. I was appointed as external examiner for a “Final Project viva-voce of “Diploma in Electronics Engineering” in University Polytechnic, Birla Institute of Technology, Mesra, Ranchi, 10-May-2009.
  4. I was appointed as external examiner for a “Final Project viva-voce of Diploma in Electronics Engineering” in University Polytechnic, Birla Institute of Technology, Mesra, Ranchi, 06-May-2010.
  5. I was appointed paper setter & examiner viva voce for B.Sc. II, Dept. of Computer Science, Dept. of Physics, D.D.U. Gorakhpur University Gorakhpur in 2010.
  6. I was appointed paper setter & examiner for B.Sc. III, Dept. of Computer Science, Dept. of Physics, DDU Gorakhpur University Gorakhpur in 2011.
  7. I was appointed External examiner for a “Ph.D. (Embedded System) viva voce, Department of Computer Science, Mumbai University Mumbai, India on 13 July 2011.
  8. I was appointed paper setter & examiner for B.Sc. III, Dept. of Computer Science, Dept. of Physics, DDU Gorakhpur University Gorakhpur (Exam-2012).
  9. I was appointed External Examiner for B.E. Final Year, Dept. of ECE, BIT Sidiri, (JH) 23-March-2012.
  10. I was appointed as external examiner for a “Final Project viva-voce of Diploma in Electronics Engineering” in University Polytechnic, Birla Institute of Technology, Mesra, Ranchi, 01-May-2012.
  11. I was appointed External Examiner for B.E. Third Year, Dept. of ECE, BIT Sidiri, JH, 03-Nov.2012.
  12. I was appointed External Examiner for “Final Project viva-voce of Diploma in Electronics Engineering” in University Polytechnic, Birla Institute of Technology, Mesra, Ranchi, 01-May-2013.
  13. I was appointed External examiner for a Ph.D. (Digital VLSI Design) viva voce, Department of Electronics &Communication Engineering, Samabalpur University, Burla, Orissa, India on 11-12th  June 2013.
  14. I was appointed External examiner for a “M.Tech (VLSI Design) viva voce, Department of Electronics & Communication Engineering, ITM, Gwalier, (MP) on 20th April-2014.
  15. I was appointed External examiner for a “Ph.D. (Instrumentation & Measurement System) viva voce, Department of Electronics & Communication Engineering, Anna University, Chennai, Tamilnadu on 10th May-2014.
  16. I was appointed External examiner for a “M.Tech. (VLSI System Design) viva voce, Department of Electronics & Communication Engineering, Gujrat Technical University(GTU) Ahamdabad 10th April 2015.
  17. I was appointed External Examiner for “Final Project viva-voice of Diploma in Electronics Engineering” in University Polytechnic, Birla Institute of Technology, Mesra, Ranchi, 6th May-2015.
  18. I was appointed External examiner for a “Ph.D. (Embedded System) viva voce, Department of Computer Science & Engineering, Anna University, Chennai, Tamilnadu on 14th July-2016.
  19. I was appointed External Examiner for “Final Project viva-voce of Diploma in Electronics Engineering” in University Polytechnic, Birla Institute of Technology, Mesra, Ranchi, 05th May-2017.
  20. I was appointed External Examiner for “Final Project viva-voce of Diploma in Electronics Engineering” in University Polytechnic, Birla Institute of Technology, Mesra, Ranchi, 10th May-2018.
  21. I was appointed External Examiner for “Final Project viva-voce of Diploma in Electronics Engineering” in University Polytechnic, Birla Institute of Technology, Mesra, Ranchi, 10th May-2019.
  22. I was appointed External examiner for a “Ph.D. (Robotics System) viva voce, Department of Computer Science & Engineering, UPES  University, Deharadun, UK on 10th Jan-2020.
  23.