

Workshop On DIGITAL SYSTEM DESIGN using VERILOG



The Institution of Engineers (India),
ET Division, Dept. of ECE,
Birla Institute of Technology, Mesra ,
Ranchi-835215, Jharkhand, India
Email::iei.bit.et@gmail.com

PATRON
Dr. P.K. Barhai

HOD_ECE
Dr.S.K.Ghorai

ADVISOR
Dr. Vijay Nath
9973886214

PRESIDENT
Utkarsh (4th Year)
9470807347

SECRETARY
Prateek (4th Year)
7209374079

TREASURER
Navya (4th Year)

COORDINATORS:
Shashank(2nd Year)
7209365329

Shalini Supriya
(2nd Year)

Workshop on DIGITAL SYSTEM DESIGN using VERILOG is to be conducted for the students interested in Digital System Design.

TOPICS TO BE COVERED:

Fundamental of Digital Electronics
Fundamentals of Verilog
Applications of Verilog in Digital System Design

Lecture will be delivered by course experts.

ELIGIBILITY:

2nd Year onwards any branch

REQUIREMENTS :

Laptop
Notebook
IEI Membership Card

SCHEDULE:

19th October,2013(Sat):3pm-6pm
20th October,2013(Sun):9am-12pm and 3pm-6pm

FEES:

IEI Members: Rs. 1000
Non Members: Rs. 1500

For FEE payment contact the Coordinators.
For other details contact the President & Secretary
of IEI,BIT Mesra.

Register yourself:

<http://tinyurl.com/DSDworkshop>

