BIRLA INSTITUTE OF TECHNOLOGY, MESRA, RANCHI (MID SEMESTER EXAMINATION)

CLASS: IMSC BRANCH: MATHS & COMPUTING

SUBJECT : CS4109 COMPUTER SYSTEM ARCHITECTURE

SEMESTER: VI

SESSION : SP/2020

TIA	۸E:	1.5 HOURS FULL MARKS:	25
 INSTRUCTIONS: 1. The total marks of the questions are 30. 2. Candidates may attempt for all 30 marks. 3. In those cases where the marks obtained exceed 25 marks, the excess will be ignored. 4. Before attempting the question paper, be sure that you have got the correct question paper. 5. The missing data, if any, may be assumed suitably. 			
Q1	(a) (b)	How design procedure & performance of the computer changes with time? Suppose we have two implementations of the same instruction set architecture. Computer A has a clock cycle time of 250 ps & a CPI of 2.0 for some program, and computer B has a clock cycle time of 500 ps & a CPI of 1.2 for the same program. Which computer is faster for this program & by how much?	[2] [3]
Q2	(a) (b)	Why have been computer designed to use the binary number system? Carry out the following conversions: $(1011011)_2 \rightarrow ()_{10} \rightarrow ()_8 \rightarrow ()_{16}$	[2] [3]
Q3	(a) (b)	Give behavioral description of a full adder. Also draw the truth table. Define an encoder. Explain Octal to Binary Encoder.	[2] [3]
Q4	(a) (b)	What are the important elements of bus design? What is an interrupt? How is it executed? Show the program flow with interrupts.	[2] [3]
Q5	(a) (b)	Differentiate between combinational and sequential circuits. Perform $(11011)_2 - (10011)_2$	[2] [3]
Q6	(a) (b)	Draw the flowchart for floating point addition of 2 numbers. What decimal number is represented by this single precision float: 1100000010100000000000000000000000000	[2] [3]

:::::: 27/02/2020 ::::::M