BIRLA INSTITUTE OF TECHNOLOGY, MESRA, RANCHI (END SEMESTER EXAMINATION)

CLASS: BRANCH:	BE CSE	,	,	SEMESTER : VI SESSION : SP/19
		SUBJECT:	CS6103-SYSTEM PROGRAMMING	
TIME:	3.00 Hrs.			FULL MARKS: 60
INSTRUCTI 1. The que 2. Candida 3. The mis 4. Before 5. Tables/	IONS: estion paper con ates may attemp ssing data, if any attempting the c Data hand book/	tains 7 questions e t any 5 questions r , may be assumed juestion paper, be Graph paper etc. t	each of 12 marks and total 84 man naximum of 60 marks. suitably. sure that you have got the corre- to be supplied to the candidates i	rks. ct question paper. n the examination hall.
V. - - - - - - - - - - - - - - - - - - -	Yarious formats fo 1 word = 3 bytes SIC Instruction fo SIC/XE Instructio 1-bit flags: x=ind The displacemen SIC/XE 6-bits Ope In Assembly file, ddresses in the Li In Object file, ev Header Record: I Text Record: T. < End Record: E or Modification Record: D * for labels Refer Record: R. * for exter Note that DOT (Differentiate betw State the target a SIC(XE) architect Memory Status: Address Cont 3030 6390 C303	r all SIC and SIC/XE 1 hexadecimal dig prmat: 24 bits = 8-b n format: 24 bits = 8-b n format: 24 bits = n format: 32 bits = ex, n=indirect, i = i t in an instruction of code: 00 implicitly is all numerical open isting, which are in rerything is in hexado 1. <prog-name>.<3-1 3-byte-starting-add E.<3-byte-starting-add E.<3-byte-starting-add external-label or pro- relocation and linki .<sequence label-<br="" of="">nal references apport .) is used in the redo- reen RISC and CISC is address and value location ture. Let assume (B ents 003600 00C303 003030</sequence></prog-name>	E related questions: git = half byte. its Opcode + x + 15-bits address. 6-bits Opcode + n + i + x + b + p + 6-bits Opcode + n + i + x + b + p + immediate, b=base-relative, p=pc- can be negative (2's complement re added as last 2 bits to make it 8-bit rands are in decimal (other than the hexadecimal). decimal. byte-starting-address>.<3-byte-pro- fress>.<1-byte-length>. <sequence of<br="">-address> ress-to-be-modified>.<1-byte-length rog-name> ing purposes. 1-name.3-byte-label-address> ntrol section and used outside; use -names> earing in this control section; used cords for readability. It may be om systems. oaded in register A for the Hex cool b)=006000, (PC)=003000 and (X)=000</sequence>	e + 12-bits displacement. e + 20-bits address. relative, e=extended. epresentation). its. the address in 1 st line and the ng-length> of instruction/data> th-to-be-modified (in # of half- ed for linking purposes. hitted also. [2] de 022030 and 032600 for [4] 0090.

- Q.1(c) The variables ALPHA, BETA and GAMMA are arrays of 100 words each. Write a subroutine in SIC/XE to [6] add together the corresponding elements of ALPHA and BETA and store the results in the elements of GAMMA.
- Q.2(a) What data structure should be mandatory to write a *dis-assembler*? Explain in brief.

[2]

Q.2(b) Reverse-engineer the 3-byte SIC/XE instruction (Object Code in Hex) and obtain the equivalent [4] Assembly language source instruction. Also explain what it does. 072FFD

Assume the following:

(i) this instruction is located at 2000 (hex). So PC = 2003 (hex)

(ii) B-register = 2020 (hex)

(iii) Opcodes (in Hex): LDA=00, LDX=04, LDL=08, STA=0C

(iv) SIC/XE instruction format is as given in beginning.

(v) Note that displacement can be negative number.

Consider an array of 20 words. Assume that you want to store some value in the 1st index [6] Q.2(c) (array[0]=value). A simple SIC relocatable (denoted by start address of 0) program is given below. 4 - - 4 ----

test	start	0
first	ldx	index
	lda	value
	sta	array,X
array	resw	20
value	word	64
index	word	0
_		

Convert this assembly program into Object program (output of the Assembler).

Show only the Text and Modification records. Assume the following:

(i) Formats of records are as given in the beginning.

(ii) Opcodes (in Hex): LDX=04, LDA=00, STA=0C.

(iii) resw reserves 20 words.

- Q.3(a) What is the format of Modification records?
- Q.3(b) Consider 2 SIC instructions at shown memory locations:

2000	var1	word	25
2003	var2	EQU	25
M/L . (1.1		C

What will be the entries in the Symbol Table at the end of Pass-1 of the Assembler? Note that Symbol Table contains only one entry for each label.

- Q.3(c) State and explain machine independent assembler features and Write short notes on SPARC [6] Assembler.
- Q.4(a) The Linking-Loader links different Control Sections (appearing in 1 or more object files) and loads [2] them into Memory. Some changes are required for the Linkage-Editor, which creates a single Control Section (in a single object file) after linking different Control Sections. There is no loading. Describe only the changes (if any) to the Text and Modification records in the output (single) Control Section from those in the input (multiple) Control Sections.
- Q.4(b) Consider a very simple Relocatable SIC/XE Object Program: [4] H.COPY .000000.001077 T.00001D.0D.0F2016.010003.000500.4B10105D T.001070.07.3B2FEF.4F0000.09 M.000024.04.+COPY M.000027.05.+COPY E.00001D Format is as given in the beginning. Suppose that at the time of loading, the Operating System returns an address of 4000 (Hex) as Load Point. Answer the following: (i) Show the locations and contents of the 2 T-records mentioned above. Pay attention to the M-records when showing the contents.

(ii) What is the PC (Program Counter) set to at the end of loading?

[2]

[4]

Q.4(c) Consider TWO different SIC/XE Object Programs/Control Sections (PROGA, PROGB), which are [6] presented to the Linking-Loader:

H.PROGA .000000.000063	H.PROGB .000000.00007F
D.LISTA .000040.ENDA .000054	D.LISTB .000060.ENDB .000070
R.LISTB .ENDB	R.LISTA .ENDA
T.000020.07.03201D.77100004	T.000036.07.03100000.772027
T.00005D.06.000014.FFFFC0	T.000079.06.FFFFF0.000060
M.000024.05.+LISTB	M.000037.05.+LISTA
M.00005D.06ENDB	M.000079.06.+ENDA
M.00005D.06.+LISTB	M.000079.06LISTA
E.000020	E
L.000020	L

Formats are as given in the beginning. The following is known:

(i) 1st T-record in each has 2 instructions. Also the 2nd instruction is LDT (opcode=74) and is referring to the same memory location in both control sections.

(ii) 2nd T-record in each has data (2 words). Note that they can be negative (2's complement).

(iii) The Operating System returns an address of 1000 (hex) as Load Point.

Answer the following questions:

(1) Draw the External-Symbol Table (ESTAB) generated by the Pass-1 of the Linking-Loader. It should have Symbol Name and Address for each External Symbol and Control Section.

(2) Show the 4 items (2 instructions + 2 data) in memory for both control sections. Pay attention to Mrecords when writing the contents.

[2]

[2]

(3) Are there any duplicate data items in the 2 control sections?

(4) Prove that 2^{nd} instruction is loading the T-register from same memory in each control section.

- What is dynamic linking? Q.5(a)
- Explain a simple boot strap loader and discuss on it's design issues. Q.5(b) [4] [6]
- What are the different machine independent loader features? Explain. Q.5(c)
- Q.6(a) Differentiate between Function and Macro.
- Q.6(b) Explain the process of macro definition and expansion by means of an example giving emphasis on the [4] data structures involved in the process.
- Q.6(c) Write an algorithm for a 2pass macro processor in which all macro definitions are processed in first [6] pass and all macro invocations are expanded in 2nd pass.
- Q.7(a) What is SRS? [2] What are the different testing strategies can be followed for producing successful system software's? Q.7(b) [4]
- How will you make a modular design for macro-processor? State the name of modules and their jobs Q.7(c) [6] with interaction diagram. Justify your design principle.

:::::26/04/2019 E::::