## BIRLA INSTITUTE OF TECHNOLOGY, MESRA, RANCHI (END SEMESTER EXAMINATION)

| CLASS:<br>BRANCH   | IMSc<br>I: MATHS AND COMPUTING   | IMSc<br>MATHS AND COMPUTING   |   | SEMESTER : VI/ADD<br>SESSION : SP/19      |  |
|--|--|---|---|---|--|
|  | SUBJECT CS41   | 09 COMPUTER SYSTEM  | AND ARCHITECTURE  |   |  |
| TIME:  | 3 Hours  |   | FULL MARKS:   | 60  |  |
| INSTRU<br>1. The<br>2. Cand<br>3. The<br>4. Befo<br>5. Table | CTIONS:<br>question paper contains 7 questi<br>lidates may attempt any 5 questi<br>missing data, if any, may be assu<br>re attempting the question pape<br>es/Data hand book/Graph paper o   | ons each of 12 marks a<br>ons maximum of 60 ma<br>imed suitably.<br>r, be sure that you have<br>etc. to be supplied to th | nd total 84 marks.<br>rks.<br>9 got the correct question paper.<br>10 candidates in the examination hall. |   |  |
| Q.1(a)<br>Q.1(b)<br>Q.1(c)                                   | <ul> <li>How design procedure and performance of the computer changes with time.</li> <li>Discuss the important features of RISC and CISC Architecture.</li> <li>Consider two different hardware implementations M<sub>1</sub> &amp; M<sub>2</sub> of the same instruction set. There are three classes F, I &amp; N of instructions in the instruction set. M<sub>1</sub>clock rate is 600 MHz, M<sub>2</sub>'s clock cycle is 2ns. The average CPI for the three instruction classes on M<sub>1</sub> &amp; M<sub>2</sub> are as follows:</li> <li>Class CPI for M<sub>1</sub></li> <li>CPI for M<sub>2</sub></li> <li>Comments</li> <li>F</li> <li>5.0</li> <li>4.0</li> <li>Floating Point</li> <li>I</li> <li>2.0</li> <li>3.8</li> <li>Integer Arithmetic</li> <li>N</li> <li>2.4</li> <li>2.0</li> <li>Non-arithmetic</li> <li>(a) What are the peak performances of M<sub>1</sub> &amp; M<sub>2</sub> in MIPS?</li> <li>(b) If 50% of all instructions executed in a certain program are form class N, and the rest are divided equally among F and I, which machine is faster and by what factor?</li> <li>(c) Designers of M<sub>1</sub> plan to redesign the machine for better performance. With the assumptions of part (b), which of the following redesign options has the greatest performance impact and why?</li> <li>Using a faster floating point unit with double the speed (Class F CPI = 2.5)</li> <li>Adding a second integer ALU to reduce the integer CPI to 1.20</li> </ul> |   |   | [2]<br>[4]<br>three [6]<br>2ns.<br>ivided |  |
| Q.2(a)<br>Q.2(b)<br>Q.2(c)                                   | <ul> <li>List Register level components.</li> <li>Explain the different components of Processor level design.</li> <li>Discuss the design of Full Adder with the circuit. Also Draw the truth table.</li> </ul>  |   |   | [2]<br>[4]<br>[6]                         |  |
| Q.3(a)<br>Q.3(b)<br>Q.3(c)                                   | What are the Registers necessary to fetch, decode and execute an instructions?<br>Add the numbers (0.75) <sub>10</sub> and (-0.275) <sub>10</sub> in binary using the Floating-Point Addition Algorithm.<br>Multiply -7x3 using Booth's Algorithm.   |   |   | [2]<br>[4]<br>[6]                         |  |
| Q.4(a)<br>Q.4(b)<br>Q.4(c)                                   | List the functions of Control Unit.<br>Describe the hard wired control unit.<br>Define Addressing Mode. Explain the different types of Addressing Modes with an example.   |   |   | [2]<br>[4]<br>[6]                         |  |
| Q.5(a)<br>Q.5(b)   | <ul> <li>Why one type of RAM is considered to be an Analog and the other Digital?</li> <li>A block Set-Associative Cache consist of a total of 64 blocks divided into 4 block sets. The main memory contains 4096 blocks, each consisting of 128 words.</li> <li>1. How many bits are there in the main memory address?</li> <li>2. How many bits are there in each of the TAG, SET and word fields.</li> <li>3. What is the size of the cache memory?</li> </ul>  |   |   | [2]<br>∍mory [4]                          |  |
| Q.5(c)   | what is Cache Coherence? Explai  | n the different Cache Me  | emory addressing mapping schemes?   | [6]                                       |  |
| Q.6(a)<br>Q.6(b)   | Distinguish between Synchronous and Asynchronous Bus Operation.<br>Explain the following instructions:<br>1. MOV r, M 2. ADC r 3. ANA r  |   |   | [2]<br>[4]                                |  |
| Q.6(c)   | What is DMA? Why are the R/W c   | ontrol lines in a DMA Cor   | itroller bidirectional? Explain.  | [6]                                       |  |
| Q.7(a)<br>Q.7(b)<br>Q.7(c)                                   | List the major factors affecting the performance of a pipeline.<br>Explain the different pipeline hazards with example.<br>Write the zero and one address instruction for the following expression:<br>X = A*(B-C)/E+F-G)  |   |   | [2]<br>[4]<br>[6]                         |  |

:::::24/04/2019 E:::::