## BIRLA INSTITUTE OF TECHNOLOGY, MESRA, RANCHI (MID SEMESTER EXAMINATION MO/2023)

CLASS: B. Tech. SEMESTER: VII BRANCH: ECE SESSION: MO/2023

SUBJECT: EC427 ASIC DESIGN

TIME: 02 Hours FULL MARKS: 25

## **INSTRUCTIONS:**

- 1. The question paper contains 5 questions each of 5 marks and total 25 marks.
- 2. Attempt all questions.
- 3. The missing data, if any, may be assumed suitably.
- 4. Tables/Data handbook/Graph paper etc., if applicable, will be supplied to the candidates

.....

Q.1(a) Q.1(b)	Explain the basic building blocks of VHDL. Write VHDL code for 2X1 MUX.	[2] [3]	CO CO1,CO2 CO1,CO2	BL L1 L3	
Q.2(a) Q.2(b)	Write a brief note on history of VHDL. Write the VHDL code for full adder circuit using structural style of modeling.	[2] [3]	CO1,CO2 CO1,CO2	L1 L3	
Q.3(a) Q.3(b)	What are different types of architecture in VHDL? Explain with the help of examples. Write VHDL code for gray to binary converter.	[2] [3]	CO1,CO2	L4 L3	
Q.4(a) Q.4(b)	Differentiate between sequential and concurrent assignment statements. Explain process statement with the help of example.	[2] [3]	CO1,CO2 CO1,CO2	L4 L2	
Q.5(a)	Explain the following with respect to VHDL: (i) Driver (ii) Bus	[2]	CO1,CO2	L2	
Q.5(b)	Write the syntax for FOR loop and WHILE loop.	[3]	CO1,CO2	L3	

:::::22/09/2023 M:::::