BIRLA INSTITUTE OF TECHNOLOGY, MESRA, RANCHI (END SEMESTER EXAMINATION)

		(END SEMESTE	K EXAMINA HUN)		
CLASS: BRANCH:	BTECH ECE			SEMESTER : VII SESSION : MO/202	22
		SUB IFCT: FC425R1 I O	W POWER VLSI CIRCUITS		
TIME:	3:00 Hours			FULL MARKS: 50	
<ul> <li>INSTRUCTIONS:</li> <li>1. The question paper contains 5 questions each of 10 marks and total 50 marks.</li> <li>2. Attempt all questions.</li> <li>3. The missing data, if any, may be assumed suitably.</li> <li>4. Before attempting the question paper, be sure that you have got the correct question paper.</li> <li>5. Tables/Data hand book/Graph paper etc. to be supplied to the candidates in the examination hall.</li> </ul>					
Q.1(a) Q.1(b)					[2] [3]
Q.1(c)	Why short circuit po techniques ?	wer dissipation will aris	e in short channel MOSFETs?	Explain the reduction	[5]
Q.2(a)	Substrate bias reduces	s the static power dissipa	tion How?		[2]
Q.2(a) Q.2(b)		t? Explain with one exam			[3]
Q.2(c)			d how can it be minimized?		[5]
Q.3(a)	What is the basic diffe	erence between symmetr	ic and asymmetric SRAM memo	orv cell structure?	[2]
Q.3(b)	What is the meaning of technology node scale down ? what are its consequences upon dynamic pow				[3]
		power dissipation of SRA			
Q.3(c)	Explain the read funct	tion of 6T-SRAM with the	help of circuit diagram.		[5]
Q.4(a)	Write down the condition	tions for reverse body bia	sing and forward body biasing		[2]
Q.4(b)	How virtual power sup		an SRAM? Write the advantage		[3]
Q.4(c)	for the SRAM circuit.	NOS transistor network th:	at implements the functionalit	v of Boolean equation F=	[5]
<b></b>	((A+B) C + D)'. You can	assume both the original	and complemented versions of and p-MOS transistor connected	each literal are available	[0]
Q.5(a)	How to design a p-cha the circuit?	nnel active load for a CM	OS inverter amplifier circuit? A	and what is its function in	[2]
Q.5(b)		upled differential voltage	e-controlled current source. H	low? explain with circuit	[3]
		the set of	and the set of the set	the second and a structure to state the second	

Q.5(c) Draw and explain the transfer characteristics curve of an active load CMOS inverter circuit with the [5] help of circuit diagram. Drive the expressions for its voltage gain and frequency response.

## :::::21/11/2022:::::M