BIRLA INSTITUTE OF TECHNOLOGY, MESRA, RANCHI (MID SEMESTER EXAMINATION)

CLASS: BTECH SEMESTER: III
BRANCH: ECE+CS+IT+EEE SESSION: MO/2022

SUBJECT: EC203 DIGITAL SYSTEM DESIGN

TIME: 2 HOURS FULL MARKS: 25

INSTRUCTIONS:

- 1. The total marks of the questions are 25.
- 2. Candidates attempt for all 25 marks.
- 3. Before attempting the question paper, be sure that you have got the correct question paper.
- 4. The missing data, if any, may be assumed suitably.
- 5. Tables/Data hand book/Graph paper etc. to be supplied to the candidates in the examination hall.

.....

| | a) i) If N ² =(7608) ₈ , then what is the value of N if N is a base-6 number? ii) Convert the decimal number 0.356 into its hexadecimal equivalent. b) i) What are the advantages of 2's complement representation? ii) Let R ₁ , R ₂ , and R ₃ are 4-bit registers that store signed numbers in 2's complement form. Say, R ₁ =1100 and R ₂ =1010, and the result of (R ₁ +R ₂) is stored in R ₃ . Does R ₃ contain a valid data? Justify your answer. | [1+1] [1+2] | CO 1 | BL 1 |
|-----|---|----------------|---------|---------|
| | a) Explain the working of a two-input TTL NOR gate with diagram. b) i) What are the advantages of CMOS logic family? ii) Write a VHDL program for implementing a function F=ABC+AB+C. | [2] [1+2] | 2 2 | 2 2 |
| - , | Convert the following Boolean function into canonical form (POS) $Y(A, B, C)=(A+B)(B+C')(A+C)$ $Y(A, B, C)=(A+B)(B+C')(A+C)$ $Y(A, B, C, D)=\sum_{i=1}^{n}m(1,3,5,8,9,11,15)+d(2,13)$ | [2] [3] | 1 | 3 |
| | Realize the logic function obtained in Q3(b) using NAND gates. Minimize the following Boolean function using K-Map $F(A,B,C,D) = \prod M(1,2,3,8,9,10,11,14).d(7,15)$ | [2] [3] | 1 | 2 3 |
| | a) Design a 4-bit parity bit checker circuit with diagram. b) What is Full adder? Design a Full adder circuit using Half adder. | [2] [3] | 2 2 | 1 1 |

::::: 26/09/2022 :::::M