BIRLA INSTITUTE OF TECHNOLOGY, MESRA, RANCHI (END SEMESTER EXAMINATION)

CLASS: BE SEMESTER: VII BRANCH: ECE SESSION: MO/19

SUBJECT: MEC2067 VHDL & VERILOG

TIME: 3:00 HOURS FULL MARKS: 60

INSTRUCTIONS:

- 1. The question paper contains 7 questions each of 12 marks and total 84 marks.
- 2. Candidates may attempt any 5 questions maximum of 60 marks.
- 3. The missing data, if any, may be assumed suitably.
- 4. Before attempting the question paper, be sure that you have got the correct question paper.
- 5. Tables/Data hand book/Graph paper etc. to be supplied to the candidates in the examination hall.

Q.1(a) Q.1(b) Q.1(c)	Give the brief history of VHDL. Explain the following w.r.t. VHDL (i) Driver (ii) Bus Write the VHDL code for a Full adder using structural modeling.	[2] [4] [6]
Q.2(a) Q.2(b) Q.2(c)	What is sensitivity list in process statement? Explain the syntax of For loop, While loop, If loop and Case statement. Explain all the Wait statements along with examples.	[2] [4] [6]
Q.3(a) Q.3(b) Q.3(c)	Define various objects types in VHDL. Explain various scalar types in VHDL with examples. Write the VHDL code for 2-bit comparator.	[2] [4] [6]
Q.4(a) Q.4(b) Q.4(c)	What is the primary purpose of package? What is subprogram declaration? Explain with the help of example. Explain the asynchronous reset, asynchronous preset and clear with examples.	[2] [4] [6]
Q.5(a) Q.5(b) Q.5(c)	What is synthesis? Explain with diagram. Explain logical, arithmetic, relational, shift operators. Write a Verilog code for up-down counter with asynchronous preset and clear.	[2] [4] [6]
Q.6(a) Q.6(b) Q.6(c)	Explain how we can model the combinational and sequential logic in Verilog. Draw the block diagram and model a Mealy FSM in Verilog. Explain the blackjack model in Verilog.	[2] [4] [6]
Q.7(a) Q.7(b) Q.7(c)	What is resource allocation? Explain. Describe the Dead code elimination and constant folding with examples. Explain test bench. Write a test bench for a full adder.	[2] [4] [6]

:::::02/12/2019:::::E