BIRLA INSTITUTE OF TECHNOLOGY, MESRA, RANCHI (MID SEMESTER EXAMINATION)

CLASS: BE BRANCH: ECE SEMESTER: VII/ADD SESSION : MO/2018

SUBJECT : MEC1019 MICROELECTRONIC DEVICES AND CIRCUITS

TIME: 1.5 HOURS

FULL MARKS: 25

INSTRUCTIONS:

- 1. The total marks of the questions are 30.
- 2. Candidates may attempt for all 30 marks.
- 3. In those cases where the marks obtained exceed 25 marks, the excess will be ignored.
- 4. Before attempting the question paper, be sure that you have got the correct question paper.
- 5. The missing data, if any, may be assumed suitably.
- Q1 (a) Briefly explain channel length modulation and threshold lowering due to body effect with [2] proper diagrams. Write corresponding modified expression.

- (b) Derive the small signal model $(g_m, g_{gs}, r_0, C_{sb}, C_{db})$ for an NMOS transistor with $I_D = 100 \ \mu$ A. [3] $V_{SB} = 1 \ V, \ V_{DS} = 2V$. Device parameters are $\phi_f = 0.3 \ V, \ W = 10 \ \mu$ m, $L = 1 \ \mu$ m, $\gamma = 0.5 \ V^{1/2}$, $k' = 200 \ \mu$ A/V², $\lambda = 0.02 \ V^{-1}$, $t_{ox} = 100 \ angstroms$, $\phi_0 = 0.6 \ V, \ C_{sb0} = C_{db0} = 10 \ fF$. Overlap capacitance from gate to source and gate to drain is 1 fF. Assume $C_{gb} = 5$ fF, $C_{ox=} \ 3.45 \ fF/$ μ m².
- Q2 (a) Draw a circuit diagram of a CMOS inverter. Draw its transfer characteristics and explain [2] its operation. Obtain the expression of V_{1L} Resistive load MOS inverter
 - (b) Arrange the following terms Coating, Patterning, Etching, Exposing, Developing, Masking [3] in proper order and discuss each process with neat and clean diagram.
- Q3 (a) Show how the resistance, capacitance and delay are affected due to scaling of short wire [2] interconnects. With appropriate diagrams?
 - (b) What is fault detectability? Define observability and controllability. Discuss fault masking [3] with one example.
- Q4 (a) Define Fault Equivalence Classes, Equivalence fault collapsing and fault dominance. [2] How equivalence fault collapsing and fault dominance help in reduction of the set of faults to be analysed?
 - (b) What is the aim of Scan design strategy for testing? Discuss the normal scan design test [3] procedure. What are the disadvantages of normal scan design strategy?
- Q5 (a) Draw the current follower current mirror circuit. Derive the expression of r_{out} for a [2] current follower current mirror. what is the main drawback of this circuit.
 - (b) Assume all Transistor have W/L = 100 μ m/1.6 μ min common source Amplifier and μ n [3] Cox = 90 μ m/V2, μ p Cox = 30 μ m/V2, Ibias = 100 μ m, rds-n (Ω) = 800 L (μ m) /I_D (mA) and rds-np(Ω) = 1200 L (μ m) /I_D (mA). What is the gain of the stage?
- Q6 Write short note on any two of the following

[5]

- (a) Casecade Current Mirror
- (b) Wilson Current Mirror
- (c) Super MOS transistor

:::::: 18/09/2018 :::::M