BIRLA INSTITUTE OF TECHNOLOGY, MESRA, RANCHI (END SEMESTER EXAMINATION)

(END SEMESTER EXAMINATION)						
CLASS: BRANC		SEMESTER : V SESSION : MO/18				
	SUBJECT: EC5205 DATA COMMUNICATION					
TIME:	3.00 HOURS	FULL MARKS: 60				
1. The 2. Cano 3. The 4. Befo	question paper contains 7 questions each of 12 marks and total 84 marks. didates may attempt any 5 questions maximum of 60 marks. missing data, if any, may be assumed suitably. ore attempting the question paper, be sure that you have got the correct questi					
Q.1(a) Q.1(b)	If the received signal level for a digital system is -151dBW and the receiver sy	stem effective noise	[2] [4]			
Q.1(c)		SESSION : MO/18 FULL MARKS: 60 n paper. mination hall. ed? [2] em effective noise [4] ops? ter Communication [6] is its advantage in [2] ly explain any one [4] nal power? Explain [6] signal power. n, mentioning the [2] ommunication using [4] 001 if the [6] Node (ARM). [2] e transmitter sends tation further sends to out the sequence any further ACKs or [4] 500bps are to be culate the effective number of items in [4]				
Q.2(a)	What is meant by a Self-clocking code? Give an example of such a code. Wha Synchronous transmission?	t is its advantage in	[2]			
Q.2(b)	AE: 3.00 HOURS FULL MARKS: 60 STRUCTIONS: FULL MARKS: 60 The question paper contains 7 questions each of 12 marks and total 84 marks. Candidates may attempt any 5 questions maximum of 60 marks. The missing data, if any, may be assume that you have got the correct question paper. Tables/Data hand book/Graph paper etc. to be supplied to the candidates in the examination hall. Tables/Data hand book/Graph paper etc. to be supplied to the candidates in the examination hall. [4] (10) If the received signal level for a digital system is -151dBW and the receiver system effective noise [4] [5] (2) Compare the differences between Hierarchical and Layered approaches in Computer Communication [6] [6] (2) What is meant by a Self-clocking code? Give an example of such a code. What is its advantage in [2] [2] (2) Where do you apply Scrambling techniques. [2] (2) Where do you apply Scrambling techniques. [3] (2) Show how you will interconnect two DTEs which are near to each other for intercommunication using [4] [4] (3) Differentiate between Normal Response Mode (NRM) and Asynchronous Response Mode (ARM). [2] (4) Sistim window protocol scheme adopts a 3-bit sequence number. At one stage, the transmitter sends frames 0, 1, 12, 3, and 4 and receives acknowledgements for all the sent frames. 0, 1 and 2. The relative amore information (1), Supervisory(5) and Unnumbered (U) frames used in HDLC protocol.	[4]				
Q.2(c)			[6]			
Q.3(a)		on, mentioning the	[2]			
Q.3(b)	EIA-232 standard. Justify all interconnections.	-	[4]			
Q.3(c)		1001 if the	[6]			
Q.4(a) Q.4(b)	Differentiate among Information (I), Supervisory(S) and Unnumbered (U) frames us					
Q.4(c)	 If the received signal level for a digital system is -151dBW and the receiver system effective noise [4] temperature is 1500 K, what is the E_b/N₀ for a link transmitting at a rate of 2400 bps? Compare the differences between Hierarchical and Layered approaches in Computer Communication [6] Architecture. What is meant by a Self-clocking code? Give an example of such a code. What is its advantage in [2] Synchronous transmission? Where do you apply Scrambling techniques? What are their design goals? Briefly explain any one example of Scrambling techniques? What is meant by Companding? What is meant by the dynamic range of input signal power? Explain [6] with the help of a diagram, how Companding improves the dynamic range of input signal power. Differentiate between Asynchronous transmission and Synchronous transmission, mentioning the relative merits and demerits of both techniques. Show how you will interconnect two DTEs which are near to each other for intercommunication using EIA-232 standard. Justify all interconnections. Compute the frame to be transmitted in a CRC scheme, for a Message 1011010111001 if the Generator Polynomial is x5 + x³ + x + 1. Differentiate between Normal Response Mode (NRM) and Asynchronous Response Mode (ARM). [2] Differentiate among Information (I), Supervisory(S) and Unnumbered (U) frames. Used in HDLC protocol. Justify the requirement of S and U frames. A sliding window protocol scheme adopts a 3-bit sequence number. At one stage, the transmitter sends frames 5, 6 and 7 which are also acknowledged. Then the transmitter sends frames 0, 1 and 2. The receiver detects an error in frame 1 and sends NAK 1, which is lost on the way. List out the sequence number of the frames which can be transmitter does not times out ii) In Go-back to N ARQ, the transmitter does not times out (ii) In Selective Reject ARQ, the transmitter does not times out (ii) In Go-back to N ARQ, the transm					
Q.5(a) Q.5(b)	In an optimized Statistical TDM system, 100 sources each with a data rate of multiplexed. If the Mean fraction of time each source is transmitting (α) is 0.4, ca capacity of the multiplexed link (M). Also calculate the Compression (K) and Mean	lculate the effective				
Q.5(c)	 The following 16 sources are to be multiplexed to obtain a synchronous TDM sche of 360 Kbps: Source 1 - Analogue 2.5 KHz bandwidth. Source 2 - Analogue 7.5 KHz bandwidth. Source 3 - Analogue 10 KHz bandwidth. 	eme with a data rate	[6]			

Q.6(a) What is the main disadvantage of Time Slot Interchange (TSI) switch? How is it overcome by using Time [2] Multiplexed Switching (TMS) schemes?

- Q.6(b) In a TS switch No. A B indicates Bth channel in Ath TSI stage. If the following connections are required, [4] are connections prone to blocking? If so, which are they? In which time slot? (If two connections are blocking, mention that both are blocking). Which connections are non-blocking?
 - 3 6 is to be connected to 1 5
 - 2 6 is to be connected to 1 4
 - 2 7 is to be connected to 2 4

4 - 7 is to be connected to 4 - 5

- Q.6(c) There are 162 stations to be connected through a circuit switch. What will be the number of crosspoints required, if a single stage crossbar matrix is adopted? Compare it with the number of cross points required for a 3-stage non-blocking (optimized) switch. How many intermediate stages are required? What is the advantage of second switch over the first switch?
- Q.7(a) What is meant by Reassembly Deadlock? How is it avoided in ARPANET network?
- Q.7(b) The current routing table for Node 6 in ARPANET original version is given in Table 1. The delay vectors [4] received at Node 6 from the neighboring nodes are given in Table 2. Update Node 6's Routing table based on the delay vectors received.

[2]

Destination	Delay	Next Node
1	6	8
2	4	8
3	5	8
4	3	8
5	4	7
6	0	-
7	3	7
8	2	8

Table-1: Node 6's Current directory.

From Node

'3'

1

4

0 4

6

5

5

3

From Node '8'	
4	
2 3	
3	
1	
3	
3 2 2	
2	
0	

	From Node '5']
	6	
	4	
	6 2	
	2	
	0	
	4	
7	1	
	3	

Table -2: Delay vectors received at Node 6.

From Node

'7'

5

2

5


1 1

3

0

2

Q.7(c) Find out the least cost path using Dijkstra's algorithm for the network shown in Figure 1. Consider [6] Node 4 as the source node and form Node 4's Routing directory.



:::::26/11/2018::::E