BIRLA INSTITUTE OF TECHNOLOGY, MESRA, RANCHI (END SEMESTER EXAMINATION)

CLASS: BRANCH	MCA : MCA	SEMESTER : I SESSION : MO/18	
TIME:	SUBJECT: CA403-COMPUTER ORGANIZATION AND ARCHITECTURE 03:00	FULL MARKS: 50	
INSTRUC 1. The c 2. Atter 3. The r 4. Befor 5. Table	CTIONS: Juestion paper contains 5 questions each of 10 marks and total 50 marks. hpt all questions. nissing data, if any, may be assumed suitably. e attempting the question paper, be sure that you have got the correct question s/Data hand book/Graph paper etc. to be supplied to the candidates in the exam	n paper. nination hall.	
Q.1(a)	Simplify the given Boolean expression using Boolean algebra properties- i) $A \oplus AB' \oplus A'$ ii) $V+V'W+V'W'X+V'W'X'Y+V'W'X'Y'Z$		[5]
(b)	and also explain De-Morgan's Theorem. Realize 16:1 MUX using i) 8:1 MUX ii) 4:1 MUX		[5]
Q.2(a)	Explain the functionality of a computer and difference between Byte addressable and word addressable		[5]
(b)	memory.Consider a hypothetical processor which uses different operand accessing mode shoOperand Accessing ModeFrequency (%)1.Register302.Immediate203.Direct224.Memory Indirect175.Indexed11Assume that 2 clock cycles consumed for memory reference, 1 clock cycle consu computation, and 0 clock cycle consumed when operand is in register or instructio average operand fetch rate of the machine?	own in below- umed for arithmetic n itself. What is the	[5]
Q.3(a)	What are the differences between hardwired and micro programmed control units	s? Also explain RISC	[5]
(b)	Explain different types of hazards that occur in a pipeline.		[5]
Q.4(a)	In a 2-level memory organization, Level1 memory is 5 times faster than Level2 me	mory and its access	[5]
(b)	Explain memory hierarchy design. Also explain Set Associative Mapping technique o	f cache memory.	[5]
Q.5(a) (b)	Explain Flynn's Classification. Write a Micro-Program for Fetch Cycle. Explain Types of interrupts.		[5] [5]

******26.11.18*****M